In the first generation, assume the delay is 20ns and a chip consumes 1.3W. After 20 generations with scaling of x=2 at each generation, What should be the chip's gate delay and power consumption?