Draw transistor-level schematic for domino circuit that implement the above function. Assume that a, a, b, b, c, c' are all available for the input. F. Generate test vectors to check the logic circuits in (b) for SAO faults and SA1 faults at the output. You only need to generate one test vector for each case. Do not enumerate all the input combinations.
